Name : SSE300
description : ARM 32-bit v8.1-M Mainline based device
Architecture : CM55 (CM55)
revision : r0p0
endian : little
Memory Protection Unit (MPU) : available
Floating Point Unit (FPU) : available
Number of relevant bits in Interrupt priority : 3
name : FPGAIO
description : FPGA System Control I/O
base address : 0x0
name : FPGAIO_Secure
description : FPGA System Control I/O (Secure)
base address : 0x0
name : GPIO0
description : General-purpose I/O 0
base address : 0x0
Interrupt (68) GPIO0 : GPIO 0 combined
name : GPIO0_Secure
description : General-purpose I/O 0 (Secure)
base address : 0x0
Interrupt (68) GPIO0 : GPIO 0 combined
name : GPIO1
description : General-purpose I/O 1
base address : 0x0
Interrupt (69) GPIO1 : GPIO 1 combined
name : GPIO1_Secure
description : General-purpose I/O 1 (Secure)
base address : 0x0
Interrupt (69) GPIO1 : GPIO 1 combined
name : GPIO2
description : General-purpose I/O 2
base address : 0x0
Interrupt (70) GPIO2 : GPIO 2 combined
name : GPIO2_Secure
description : General-purpose I/O 2 (Secure)
base address : 0x0
Interrupt (70) GPIO2 : GPIO 2 combined
name : GPIO3
description : General-purpose I/O 3
base address : 0x0
Interrupt (71) GPIO3 : GPIO 3 combined
name : GPIO3_Secure
description : General-purpose I/O 3 (Secure)
base address : 0x0
Interrupt (71) GPIO3 : GPIO 3 combined
name : I2C0
description : I2C 0
base address : 0x0
name : I2C0_Secure
description : I2C 0 (Secure)
base address : 0x0
name : I2C1
description : I2C 1
base address : 0x0
name : I2C1_Secure
description : I2C 1 (Secure)
base address : 0x0
name : NSACRB
description : Non-secure Access Configuration Register Block
base address : 0x0
name : SACRB
description : Secure Access Configuration Register Block
base address : 0x0
name : SAU
description : Security Attribution Unit
base address : 0x0
name : SCC
description : Serial Communication Controller
base address : 0x0
name : SCC_Secure
description : Serial Communication Controller
base address : 0x0
name : SLOWCLK
description : SLOWCLK AON Timer
base address : 0x0
Interrupt (2) SLOWCLK : SLOWCLK AON Timer
Interrupt (2) S32K_TIMER : S32K Timer
name : SLOWCLKWATCHDOG
description : SLOWCLK Watchdog (Secure)
base address : 0x0
Interrupt (2) SLOWCLK : SLOWCLK AON Timer
name : SLOWCLK_Secure
description : SLOWCLK AON Timer (Secure)
base address : 0x0
Interrupt (2) SLOWCLK : SLOWCLK AON Timer
name : SRAM2MPC
description : SRAM 2 Memory Protection Controller
base address : 0x0
Interrupt (9) MPC : MPC Combined
name : SRAM3MPC
description : SRAM 3 Memory Protection Controller
base address : 0x0
Interrupt (9) MPC : MPC Combined
name : SSP0
description : SPI 0
base address : 0x0
Interrupt (51) SPI0 : SPI 0
name : SSP0_Secure
description : SPI 0 (Secure)
base address : 0x0
Interrupt (51) SPI0 : SPI 0
name : SSP1
description : SPI 1
base address : 0x0
Interrupt (52) SPI1 : SPI 1
name : SSP1_Secure
description : SPI 1 (Secure)
base address : 0x0
Interrupt (52) SPI1 : SPI 1
name : SSP2
description : SPI 2
base address : 0x0
Interrupt (53) SPI2 : SPI 2
name : SSP2_Secure
description : SPI 2 (Secure)
base address : 0x0
Interrupt (53) SPI2 : SPI 2
name : SYSCONTROL
description : System Control
base address : 0x0
Interrupt (14) MGMT_PPU
Interrupt (15) SYS_PPU
Interrupt (16) CPU0_PPU
Interrupt (26) PPU_DEBUG
name : SYSCOUNTER_CNTRL
description : System counter control
base address : 0x0
Interrupt (32) System_Timestamp_Counter
name : SYSCOUNTER_READ
description : System counter read
base address : 0x0
name : SYSINFO
description : System Information
base address : 0x0
name : SYSINFO_Secure
description : System Information (Secure)
base address : 0x0
name : TIMER0
description : Timer 0
base address : 0x0
Interrupt (3) TIMER0 : Timer 0
name : TIMER0_Secure
description : Timer 0 (Secure)
base address : 0x0
Interrupt (3) TIMER0 : Timer 0
name : TIMER1
description : Timer 1
base address : 0x0
Interrupt (4) TIMER1 : Timer 1
name : TIMER1_Secure
description : Timer 1 (Secure)
base address : 0x0
Interrupt (4) TIMER1 : Timer 1
name : TIMER2
description : Timer 2
base address : 0x0
Interrupt (5) TIMER2 : Timer 2
name : TIMER2_Secure
description : Timer 2 (Secure)
base address : 0x0
Interrupt (5) TIMER2 : Timer 2
name : TIMER3
description : AON Timer 3
base address : 0x0
Interrupt (27) TIMER3 : Timer 3
name : TIMER3_Secure
description : Timer 3 (Secure)
base address : 0x0
Interrupt (27) TIMER3 : Timer 3
name : UART0
description : UART 0
base address : 0x0
Interrupt (33) UART0_TX : UART 0 TX
name : UART0_Secure
description : UART 0 (Secure)
base address : 0x0
Interrupt (33) UART0_TX : UART 0 TX
name : UART1
description : UART 1
base address : 0x0
Interrupt (35) UART1_TX : UART 1 TX
name : UART1_Secure
description : UART 1 (Secure)
base address : 0x0
Interrupt (35) UART1_TX : UART 1 TX
name : UART2
description : UART 2
base address : 0x2656f10
Interrupt (37) UART2_TX : UART 2 TX
name : UART2_Secure
description : UART 2 (Secure)
base address : 0x0
Interrupt (37) UART2_TX : UART 2 TX
name : WATCHDOG
description : Non-secure Watchdog Timer
base address : 0x0
Interrupt (1) NONSEC_WATCHDOG_IRQ : Non-Secure Watchdog Interrupt
name : WATCHDOG_Secure
description : Watchdog (Secure)
base address : 0x0
Interrupt (1) NONSEC_WATCHDOG_IRQ : Non-Secure Watchdog Interrupt
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.